Create KiCAD project

This commit is contained in:
2020-11-13 13:54:35 +01:00
parent bc9ad5f8cc
commit f991e0dc83
12 changed files with 6164 additions and 9 deletions

2
.gitattributes vendored Normal file
View File

@@ -0,0 +1,2 @@
*.pro filter=kicad_date
*.sch filter=kicad_sch

52
.gitignore vendored
View File

@@ -1,6 +1,6 @@
# Created by https://www.toptal.com/developers/gitignore/api/c,visualstudiocode,atmelstudio,c++
# Edit at https://www.toptal.com/developers/gitignore?templates=c,visualstudiocode,atmelstudio,c++
# Created by https://www.toptal.com/developers/gitignore/api/c,visualstudiocode,atmelstudio,c++,kicad
# Edit at https://www.toptal.com/developers/gitignore?templates=c,visualstudiocode,atmelstudio,c++,kicad
### AtmelStudio ###
## Ignore Atmel Studio temporary files and build results
@@ -42,7 +42,6 @@
*.pch
# Libraries
*.lib
*.a
*.la
*.lo
@@ -94,12 +93,47 @@ dkms.conf
# Executables
### KiCad ###
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*.sch-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv
### KiCad Patch ###
rescue-backup/
*.tsv
bom/
# Gerber export output
out/
### VisualStudioCode ###
.vscode/*
.vscode/settings.json
.vscode/tasks.json
.vscode/launch.json
.vscode/extensions.json
*/.vscode/*
!.vscode/tasks.json
!.vscode/launch.json
*.code-workspace
### VisualStudioCode Patch ###
@@ -107,4 +141,4 @@ dkms.conf
.history
.ionide
# End of https://www.toptal.com/developers/gitignore/api/c,visualstudiocode,atmelstudio,c++
# End of https://www.toptal.com/developers/gitignore/api/c,visualstudiocode,atmelstudio,c++,kicad

View File

@@ -0,0 +1,356 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_AVR-ISP-10
#
DEF Connector_AVR-ISP-10 J 0 40 Y Y 1 F N
F0 "J" -250 450 50 H V L CNN
F1 "Connector_AVR-ISP-10" 0 450 50 H V L CNN
F2 "" -250 50 50 V I C CNN
F3 "" -1275 -550 50 H I C CNN
$FPLIST
IDC?Header*2x05*
Pin?Header*2x05*
$ENDFPLIST
DRAW
S -105 -270 -95 -300 0 1 0 N
S -105 400 -95 370 0 1 0 N
S 300 -95 270 -105 0 1 0 N
S 300 5 270 -5 0 1 0 N
S 300 105 270 95 0 1 0 N
S 300 205 270 195 0 1 0 N
S 300 400 -300 -300 0 1 10 f
X MOSI 1 400 100 100 L 50 50 1 1 P
X GND 10 -100 -400 100 U 50 50 1 1 P N
X VCC 2 -100 500 100 D 50 50 1 1 P
X NC 3 300 -200 100 L 50 50 1 1 N N
X GND 4 -100 -400 100 U 50 50 1 1 P
X ~RST 5 400 -100 100 L 50 50 1 1 P
X GND 6 -100 -400 100 U 50 50 1 1 P N
X SCK 7 400 0 100 L 50 50 1 1 P
X GND 8 -100 -400 100 U 50 50 1 1 P N
X MISO 9 400 200 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Battery
#
DEF Device_Battery BT 0 0 N N 1 F N
F0 "BT" 100 100 50 H V L CNN
F1 "Device_Battery" 100 0 50 H V L CNN
F2 "" 0 60 50 V I C CNN
F3 "" 0 60 50 V I C CNN
DRAW
S -80 -55 80 -65 0 1 0 F
S -80 70 80 60 0 1 0 F
S -52 -78 50 -98 0 1 0 F
S -52 47 50 27 0 1 0 F
P 2 0 1 0 0 -60 0 -50 N
P 2 0 1 0 0 -40 0 -30 N
P 2 0 1 0 0 -20 0 -10 N
P 2 0 1 0 0 0 0 10 N
P 2 0 1 0 0 20 0 30 N
P 2 0 1 0 0 70 0 100 N
P 2 0 1 10 10 105 50 105 N
P 2 0 1 10 30 125 30 85 N
X + 1 0 200 100 D 50 50 1 1 P
X - 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_CP
#
DEF Device_CP C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_CP" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
CP_*
$ENDFPLIST
DRAW
S -90 20 90 40 0 1 0 N
S 90 -20 -90 -40 0 1 0 F
P 2 0 1 0 -70 90 -30 90 N
P 2 0 1 0 -50 110 -50 70 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Crystal
#
DEF Device_Crystal Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "Device_Crystal" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Crystal*
$ENDFPLIST
DRAW
S -45 100 45 -100 0 1 12 N
P 2 0 1 0 -100 0 -75 0 N
P 2 0 1 20 -75 -50 -75 50 N
P 2 0 1 20 75 -50 75 50 N
P 2 0 1 0 100 0 75 0 N
X 1 1 -150 0 50 R 50 50 1 1 P
X 2 2 150 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_D_Schottky
#
DEF Device_D_Schottky D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_D_Schottky" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TO-???*
*_Diode_*
*SingleDiode*
D_*
$ENDFPLIST
DRAW
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
P 6 0 1 10 -75 25 -75 50 -50 50 -50 -50 -25 -50 -25 -25 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Jumper_NO_Small
#
DEF Device_Jumper_NO_Small JP 0 30 N N 1 F N
F0 "JP" 0 80 50 H V C CNN
F1 "Device_Jumper_NO_Small" 10 -60 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
SolderJumper*Open*
Jumper*
TestPoint*2Pads*
TestPoint*Bridge*
$ENDFPLIST
DRAW
C -40 0 20 0 1 0 N
C 40 0 20 0 1 0 N
X 1 1 -100 0 40 R 50 50 0 1 P
X 2 2 100 0 40 L 50 50 0 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
LED*
LED_SMD:*
LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Q_PNP_BCE
#
DEF Device_Q_PNP_BCE Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "Device_Q_PNP_BCE" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
X B 1 -200 0 225 R 50 50 1 1 I
X C 2 100 200 100 D 50 50 1 1 P
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_Microchip_ATmega_ATmega32A-PU
#
DEF MCU_Microchip_ATmega_ATmega32A-PU U 0 20 Y Y 1 F N
F0 "U" -500 1950 50 H V L BNN
F1 "MCU_Microchip_ATmega_ATmega32A-PU" 100 -1950 50 H V L TNN
F2 "Package_DIP:DIP-40_W15.24mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
ALIAS ATmega16-16PU ATmega16A-PU ATmega32L-8PU ATmega32-16PU ATmega32A-PU
$FPLIST
DIP*W15.24mm*
$ENDFPLIST
DRAW
S -500 -1900 500 1900 0 1 10 f
X PB0 1 600 800 100 L 50 50 1 1 B
X VCC 10 0 2000 100 D 50 50 1 1 W
X GND 11 0 -2000 100 U 50 50 1 1 W
X XTAL2 12 -600 1300 100 R 50 50 1 1 O
X XTAL1 13 -600 1500 100 R 50 50 1 1 I
X PD0 14 600 -1000 100 L 50 50 1 1 B
X PD1 15 600 -1100 100 L 50 50 1 1 B
X PD2 16 600 -1200 100 L 50 50 1 1 B
X PD3 17 600 -1300 100 L 50 50 1 1 B
X PD4 18 600 -1400 100 L 50 50 1 1 B
X PD5 19 600 -1500 100 L 50 50 1 1 B
X PB1 2 600 700 100 L 50 50 1 1 B
X PD6 20 600 -1600 100 L 50 50 1 1 B
X PD7 21 600 -1700 100 L 50 50 1 1 B
X PC0 22 600 -100 100 L 50 50 1 1 B
X PC1 23 600 -200 100 L 50 50 1 1 B
X PC2 24 600 -300 100 L 50 50 1 1 B
X PC3 25 600 -400 100 L 50 50 1 1 B
X PC4 26 600 -500 100 L 50 50 1 1 B
X PC5 27 600 -600 100 L 50 50 1 1 B
X PC6 28 600 -700 100 L 50 50 1 1 B
X PC7 29 600 -800 100 L 50 50 1 1 B
X PB2 3 600 600 100 L 50 50 1 1 B
X AVCC 30 100 2000 100 D 50 50 1 1 W
X GND 31 0 -2000 100 U 50 50 1 1 P N
X AREF 32 -600 1100 100 R 50 50 1 1 P
X PA7 33 600 1000 100 L 50 50 1 1 B
X PA6 34 600 1100 100 L 50 50 1 1 B
X PA5 35 600 1200 100 L 50 50 1 1 B
X PA4 36 600 1300 100 L 50 50 1 1 B
X PA3 37 600 1400 100 L 50 50 1 1 B
X PA2 38 600 1500 100 L 50 50 1 1 B
X PA1 39 600 1600 100 L 50 50 1 1 B
X PB3 4 600 500 100 L 50 50 1 1 B
X PA0 40 600 1700 100 L 50 50 1 1 B
X PB4 5 600 400 100 L 50 50 1 1 B
X PB5 6 600 300 100 L 50 50 1 1 B
X PB6 7 600 200 100 L 50 50 1 1 B
X PB7 8 600 100 100 L 50 50 1 1 B
X ~RESET 9 -600 1700 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# PCF8583_PCF8583P
#
DEF PCF8583_PCF8583P U 0 40 Y Y 1 F N
F0 "U" 0 0 39 H V C CNN
F1 "PCF8583_PCF8583P" 0 0 39 H V C CNN
F2 "" 0 0 39 H I C CNN
F3 "" 0 0 39 H I C CNN
DRAW
S 400 -700 -400 -100 0 1 0 f
X OSCI 1 -500 -200 100 R 50 50 1 1 P
X OSCO 2 -500 -600 100 R 50 50 1 1 P
X A0 3 500 -600 100 L 50 50 1 1 P
X VSS 4 500 -200 100 L 50 50 1 1 W
X SDA 5 500 -500 100 L 50 50 1 1 P
X SCL 6 500 -400 100 L 50 50 1 1 P
X INT 7 500 -300 100 L 50 50 1 1 P I
X VDD 8 0 -800 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# Switch_SW_Push
#
DEF Switch_SW_Push SW 0 40 N N 1 F N
F0 "SW" 50 100 50 H V L CNN
F1 "Switch_SW_Push" 0 -60 50 H V C CNN
F2 "" 0 200 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
C -80 0 20 0 1 0 N
C 80 0 20 0 1 0 N
P 2 0 1 0 0 50 0 120 N
P 2 0 1 0 100 50 -100 50 N
X 1 1 -200 0 100 R 50 50 0 1 P
X 2 2 200 0 100 L 50 50 0 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_PWR_FLAG
#
DEF power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
# power_VCC
#
DEF power_VCC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_VCC" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VCC 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View File

@@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

View File

@@ -0,0 +1,24 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# PCF8583P-PCF8583
#
DEF PCF8583P-PCF8583 U 0 40 Y Y 1 F N
F0 "U" 0 0 39 H V C CNN
F1 "PCF8583P-PCF8583" 0 0 39 H V C CNN
F2 "" 0 0 39 H I C CNN
F3 "" 0 0 39 H I C CNN
DRAW
S 400 -600 -400 -100 0 1 0 f
X OSCI 1 -500 -200 100 R 50 50 1 1 P
X OSCO 2 -500 -500 100 R 50 50 1 1 P
X A0 3 500 -500 100 L 50 50 1 1 P
X VSS 4 0 0 100 D 50 50 1 1 W
X SDA 5 500 -400 100 L 50 50 1 1 P
X SCL 6 500 -300 100 L 50 50 1 1 P
X INT 7 500 -200 100 L 50 50 1 1 P I
X VDD 8 0 -700 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library

3946
kicad/Binary Clock.kicad_pcb Normal file

File diff suppressed because it is too large Load Diff

259
kicad/Binary Clock.pro Normal file
View File

@@ -0,0 +1,259 @@
update=Date
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=../../../Pulpit/
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=39
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=Binary Clock.net
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.3048
ViaDiameter1=0.8
ViaDrill1=0.4
dPairWidth1=0.2
dPairGap1=0.25
dPairViaGap1=0.25
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.2
TrackWidth=0.3048
ViaDiameter=0.8
ViaDrill=0.4
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Power Supply
Clearance=0.2
TrackWidth=0.508
ViaDiameter=0.8
ViaDrill=0.4
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25

1497
kicad/Binary Clock.sch Normal file

File diff suppressed because it is too large Load Diff

3
kicad/PCF8583.dcm Normal file
View File

@@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

24
kicad/PCF8583.lib Normal file
View File

@@ -0,0 +1,24 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# PCF8583P
#
DEF PCF8583P U 0 40 Y Y 1 F N
F0 "U" 0 0 39 H V C CNN
F1 "PCF8583P" 0 0 39 H V C CNN
F2 "" 0 0 39 H I C CNN
F3 "" 0 0 39 H I C CNN
DRAW
S 400 -700 -400 -100 0 1 0 f
X OSCI 1 -500 -200 100 R 50 50 1 1 P
X OSCO 2 -500 -600 100 R 50 50 1 1 P
X A0 3 500 -600 100 L 50 50 1 1 P
X VSS 4 500 -200 100 L 50 50 1 1 W
X SDA 5 500 -500 100 L 50 50 1 1 P
X SCL 6 500 -400 100 L 50 50 1 1 P
X INT 7 500 -300 100 L 50 50 1 1 P I
X VDD 8 0 -800 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library

3
kicad/fp-lib-table Normal file
View File

@@ -0,0 +1,3 @@
(fp_lib_table
(lib (name keystone)(type KiCad)(uri ${KIPRJMOD}/keystone.pretty)(options "")(descr ""))
)

4
kicad/sym-lib-table Normal file
View File

@@ -0,0 +1,4 @@
(sym_lib_table
(lib (name PCF8583)(type Legacy)(uri ${KIPRJMOD}/PCF8583.lib)(options "")(descr ""))
(lib (name Binary-Clock-rescue)(type Legacy)(uri "${KIPRJMOD}/Binary Clock-rescue.lib")(options "")(descr ""))
)